Abstract-In this paper, the authors propose the idea of a combined integer and floating point multiplier(CIFM) for FPGAs. The authors propose the replacement of existing 18x18 dedicated multipliers in FPGAs with dedicated 24x24 multipliers designed with small 4x4 bit multipliers. It is also proposed that for every dedicated 24x24 bit multiplier block designed with 4x4 bit multipliers, four redundant 4x4 multiplier should be provided to enforce the feature of self repairability (to recover from the faults). In the proposed CIFM reconfigurability at run time is also provided resulting in low power. The major source of motivation for providing the dedicated 24x24 bit multiplier stems from the fact that single precision floating point multiplier requires 24x24 bit integer multiplier for mantissa multiplication. A reconfigurable, self-repairable 24x24 bit multiplier (implemented with 4x4 bit multiply modules) will ideally suit this purpose, making FPGAs more suitable for integer as well floating point operations. A dedicated 4x4 bit multiplier is also proposed in this paper. Moreover, in the recent years, reversible logic has emerged as a promising technology having its applications in low power CMOS, quantum computing, nanotechnology, and optical computing. It is not possible to realize quantum computing without reversible logic. Thus, this paper also paper provides the reversible logic implementation of the proposed CIFM. The reversible CIFM designed and proposed here will form the basis of the completely reversible FPGAs.
INTRODUCTION
Image and digital signal processing applications require high floating point calculations throughput, and nowadays FPGAs are being used for performing these Digital Signal Processing (DSP) operations. Floating point operations are hard to implement on FPGAs as their algorithms are quite complex [1] . In order to combat this performance bottleneck, FPGAs vendors including Xilinx have introduced FPGAs with nearly 254 18x18 bit dedicated multipliers [2] . These architectures can cater the need of high speed integer operations but are not suitable for performing floating point operations especially multiplication. Floating point multiplication is one of the performance bottlenecks in high speed and low power image and digital signal processing applications [3] . Recently, there has been significant work on analysis of high-performance floating-point arithmetic on FPGAs [7, 8, 9, 10] . But so far no one has addressed the issue of changing the dedicated 18x18 multipliers in FPGAs by an alternative implementation for improvement in floating point efficiency. It is a well known concept that the single precision floating point multiplication algorithm is divided into three main parts corresponding to the three parts of the single precision format. In FPGAs, the bottleneck of any single precision floating-point design is the 24x24 bit integer multiplier required for multiplication of the mantissas. In order to circumvent the aforesaid problems, this paper proposes a novel combined integer and floating point multiplication architecture (CIFM). The CIFM can perform both integer as well as single precision floating point multiplication with a single dedicated 24x24 bit multiplier block designed with small 4x4 bit multipliers. The basic idea is to replace the existing 18x18 multipliers in FPGAs by dedicated 24x24 bit multiplier blocks which are implemented with dedicated 4x4 bit multipliers, making the FPGAs suitable for integer as well as floating point calculations. The proposed architecture also brings the idea of reconfigurability and self repairability [6] at runtime, thus providing a low power as well as fault recovering architecture in FPGAs. The proposed architecture is especially designed for high performance and low power floating point multiplications in FPGAs. Since, the authors propose the idea of implementing CIFM with dedicated 24x24 bit multiplier designed with small 4x4 bit multipliers. Hence, a novel dedicated 4x4 bit multiplier beneficial in terms of speed, power and area is also proposed in this paper. Furthermore, researchers like Landauer have shown that for irreversible logic computations, each bit of information lost, generates kTln2 joules of heat energy, where k is Boltzmann's constant and T the absolute temperature at which computation is performed [11] . Bennett showed that kTln2 energy dissipation would not occur, if a computation is carried out in a reversible way [12] , since the amount of energy dissipated in a system bears a direct relationship to the number of bits erased during computation. Reversible circuits are those circuits that do not lose information and reversible computation in a system can be performed only when the system comprises of reversible gates. These circuits can generate unique output vector from each input vector, and vice versa, that is there is a one-to-one mapping between input and output vectors. Thus, an NXN reversible gate can be represented as Iv=(I1, I2,I3,I4,……………………….…………………IN). Ov = (O1, O2 , O3,………………...……………….ON).
Where Iv and Ov represent the input and output vectors respectively. Classical logic gates are irreversible since input vector states cannot be uniquely reconstructed from the output vector states. There are a number of existing reversible gates such as Fredkin gate [13] , TSG [4, 5] and the New Gate (NG) [14] . As the Moore's law continues to hold, the processing power doubles every 18 months. The current irreversible technologies will dissipate a lot of heat and can reduce the life of the circuit. The reversible logic operations do not erase (lose) information and dissipate very less heat. Thus, reversible logic is likely to be in demand in high speed power aware circuits. Reversible circuits are of high interest in low-power CMOS design, optical computing, nanotechnology and quantum computing. It has been proved that the quantum arithmetic must be built from reversible logical components. The major constraints in reversible logic are 1. to minimize the number of reversible gates. 2. to minimize the number of garbage outputs. (Garbage output refers to the output that is not used for further computations).
This paper also introduces the reversible logic implementation of the proposed CIFM using a recently proposed TSG gate [4, 5] and New gate [14] . The TSG gate has the advantage that it can work singly as a reversible Full adder with only two garbage outputs while the New Gate has the advantage that it can work singly as reversible half adder with bare minimum of one garbage output. Thus the highly optimized reversible implementation of the CIFM is proposed, best in terms of number of reversible gates and garbage outputs. It can be considered as an attempt to provide a primitive prototype of components of reversible FPGAs.
II. FLOATING POINT MULTIPLIER ARCHITECTURE
The single precision floating point algorithm is divided into three main parts corresponding to the three parts of the single precision format. The first part of the product which is the sign is determined by an exclusive OR function of the two input signs. The exponent of the product which is the second part is calculated by adding the two input exponents. The third part which is the significand of the product is determined by multiplying the two input significands each with a "1" concatenated to it. Figure 1 shows the architecture of the single precision floating point multiplier. It can be easily observed from the Figure 1 that 24x24 bit integer multiplier is the main performance bottleneck for high speed and low power operations. In FPGAs, the availability of the dedicated 18x18 multipliers instead of dedicated 24x24 bit multiply blocks further complicates this problem. This is the driving force that leads to the proposal of CIFM architecture suitable both for integer as well as floating point multiplication operations. The authors propose the idea of a combined integer and floating point multiplier (CIFM) for FPGAs. In the CIFM, it is proposed to replace the existing 18x18 bit multipliers in FPGAs with dedicated blocks of 24x24 bit integer multipliers designed with 4x4 bit multipliers(CIFM). The reason for this stems from the fact that it will make the FPGAs also suitable for floating point multiplication operations. The features of reconfigurabilty and self repairability at run time are also proposed in the architecture to attain low power and self repairability from faults.
A. Reconfigurability Feature
In the proposed architecture, the dedicated 24x24 bit multiplication block is fragmented to four parallel 12x12 bit multiplication modules as shown in Figure 2 , where AH, AL, BH and BL are each of 12 bits. The 12x12 multiplication modules are implemented using small 4x4 bit multipliers as shown in Figure 3 . Thus, the whole 24x24 bit multiplication operation is divided into 36 4x4 multiply modules working in parallel.
As shown in Figure 2 , the proposed 24x24 bit multiplication architecture is reconfigurable at run time with the outputs of checkers working as control signals. If any of (A or B)'s mantissa is only of 12 bits then the Checker will check this and will switch of the multiply blocks which are not required using the control signal. Thus significant power saving can be attained at run time (on fly). The reconfigurability at run time for attaining low power has also been extended to individual 12x12 bit multiply modules.
As shown in Figure 3 , the 12 bit numbers A & B to be multiplied are divided into 4 bits groups A3,A2,A1 and B3,B2,B1 respectively. Checkers at A3,A2 and B3,B2 will check whether the mantissas to be multiplied are of 12 bits, 8 bits or 4 bits. Then accordingly, will switch on or switch off, the required 4x4 multiply modules. Hence, there is a significant reduction in power consumption if the numbers to be multiplied are less than 12 bits, as only the required blocks are operating while others are switched off.
B. Self Repairability
Self repairability at run time is also provided by providing a redundant 4x4 multiply module to each 12x12 multiply module, as shown in Figure 4 . The product of the redundant multiplier is distributed to all 4x4 bit multiplier blocks making the 12x12 bit multiply module. The 4x4 multiplier to be repaired is specified by the given Aij, Bij and E bits. Then the 4x4 multiplier to be repaired abandons its own output and replaces it by the one from the extra multiplier. It should be noticed that the power supply of the disabled unit (one of the nine 4x4 multiplier) will be turned off through a power enable control to reduce the power dissipation. Thus, the proposed multiplier is also capable of recovering from faults.
C. Additional Advantages
The additional advantage of the proposed CIFM is that floating point multiplication operation can now be performed easily in FPGA without any resource and performance bottleneck. In the single precision floating point multiplication, the mantissas are of 23 bits. Thus, 24x24 bit (23 bit mantissa +1 hidden bit) multiply operation is required for getting the intermediate product. With the proposed architecture, the 24x24 bit mantissa multiplication can now be easily performed by passing it to the dedicated 24x24 bit multiply block, which will generate the product with its dedicated small 4x4 bit multipliers. If either of the mantissa are less than 23 bits, reconfigurability feature at run time in the proposed CIFM will help in achieving significant power saving. Moreover, the redundant multipliers in the 24x24 bit multiply block will also take care of fault in any of the dedicated 4x4 bit multipliers. The large integer multiply operations can also be performed easily by dedicated 4x4 bit multipliers reducing the need of dedicated large size multipliers. As evident from the proposed CIFM architecture, a high speed low power dedicated 4x4 bit multiplier will significantly improve the efficiency of the CIFM architecture. Thus, a dedicated 4x4 bit multiplier efficient in terms of area, speed and power is proposed. Figure 5 shows the architecture of the proposed multiplier. For (4 X 4) bits, 4 partial products are generated, and are added in parallel. Each two adjacent partial product are subdivided to 2 bit blocks, where a 2 bit sum is generated by employing a 2-bit parallel adder appropriately designed by choosing the combination of half adder-half adder, half adder-full adder( forming the blocks 1,2,3,4 working in parallel). This forms the first level of computation. The partial sums thus generated are added again in block 5 & 6 (parallel adders), working in parallel by appropriately choosing the combination of half adders and full adders. This forms the second level of computation. The partial sums generated in the second level are utilized in the third level(blocks 7 &8) to arrive at the final product. Hence, there is a significant reduction in the power consumption since the whole computation has been hierarchically divided to levels. The reason for this stems from the fact that power is provided only to the level that is involved in computation and thereby rendering the remaining two levels switched off (by employing a control circuitry). Working in parallel significantly improves the speed of the proposed multiplier. The proposed architecture is highly optimized in terms of area, speed and power. The proposed architecture is functionally verified in Verilog HDL and synthesized in Xilinx FPGA. In this study, the proposed CIFM architecture is implemented in Verilog HDL and logic simulation is done in Veriwell Simulator; the synthesis and FPGA implementation is done using Xilinx Webpack 6.1. The design is optimized for speed and area using Xilinx , Device Family : VirtexE, Device : XCV300e, Package: bg432, Speed grade: -8. The device is made up of multiplexers and LUTs. FPGA synthesis results have shown that the proposed feature of reconfigurability at run time and the control circuitry designed for the introduction of this feature will marginally increase the delay and area of the 24x24 bit dedicated block. It has been found that for Xilinx VirtexE family, the delay of the proposed architecture is 41.203 ns with the area(cell usage) of 3149 while the delay is 37.553 ns with the area(cell usage) of 2967 without the additional feature of repairability. The results are shown in Table 1 . Thus the results show that there is an increment of 9.71% in delay and 6.13% in area with the introduction of feature of reconfigurability at run time which can be considered negligible with the advantages associated with it. In order to implement the reversible logic design of the proposed CIFM, some of the basic concepts of the reversible logic are discussed.
A. Basic Reversible Gates
There are a number of existing reversible gates such as Fredkin gate [13] , TSG [4, 5] and the New Gate (NG) [14] . Since, the major reversible gate used in designing the reversible CIFM is TSG gate, hence only the TSG gate is discussed in this section.
1) TSG GATE
Recently, a 4 * 4 one through reversible gate called TS gate "TSG" is proposed [4, 5, 6] . The reversible TSG gate is shown in Fig. 6 . The TSG gate can implement all Boolean functions. [4, 5, 6] One of the prominent functionality of the TSG gate is that it can work singly as a reversible Full adder unit. Fig. 7 shows the implementation of the TSG gate as a reversible Full adder. A number of reversible full adders were proposed in [14, 15, 16, 17] . The reversible full adder circuit in [14] requires three reversible gates (two 3*3 new gate and one 2*2 Feynman gate) and produces three garbage outputs. The reversible full adder circuit in [15, 16] requires three reversible gates (one 3*3 new gate, one 3*3 Toffoli gate and one 2*2 Feynman gate) and produces two garbage outputs. The design in [17] requires five reversible Fredkin gate and produces five garbage outputs. The full adder designed using TSG in Fig. 5 requires only one reversible gate (one TSG gate) and produces only two garbage outputs. Hence, the full-adder design in Fig. 5 using TSG gate is better than the previous full-adder designs of [14, 15, 16, 17] . A comparative experimental result is shown in Table II . B.
Design of Reversible CIFM
As evident from the architecture of CIFM, the primary requirements to design reversible CIFM are the reversible 4x4 bit multiplier and reversible parallel adders. The authors have already designed high speed optimal reversible parallel adders highly optimized in terms of number of reversible gates and garbage outputs [4, 5, 6] . For the reversible implementation of the proposed 4x4 bit dedicated multiplier, reversible full adder and half adder are required. As shown above TSG gate is the best gate to design reversible full adder but if we use TSG gate to design reversible half adder, the garbage outputs will increase in the proposed design. Thus, we have used New Gate [14] to design reversible half adder to make the design highly optimized in terms of number of reversible gates and garbage outputs. The New gate can realize the half adder with bare minimum of one garbage output. Figure 8 (a) shows the New Gate and Figure 8 (b) shows its working as a reversible half adder. Figure 9 shows the reversible implementation of the proposed 4x4 dedicated multipliers. Once you have the reversible 4x4 dedicated multipliers, the reversible 12x12 multipliers can be easily designed from them as explained earlier to finally generate the CIFM architecture as shown in Figure 10 . Both the repairing and reconfigurability take the advantage of the partitioning of the circuit, which results in high controllability and observability, inherent in the decomposition approach. The results obtained are quite encouraging and there is a marginally increase in area and the delay of the CIFM with the proposed features of repairabilty and reconfigurabilty. Significant power saving is now possible in the multiplier with the introduction of feature of reconfigurability at run time. Self repairability in the multiplier will allow it to recover from logic faults (stuck-at faults) caused by any of 36 4x4 multipliers. The most significant aspect of the proposed architecture is that it will make the FPGAs suitable for performing floating point multiplication operations. The numbers of dedicated 24x24 bit multiplication blocks in the FPGA can be provided according to its suitability for particular DSP operations. The reversible logic design of the CIFM is also proposed as there are a number of advantages associated with reversible logic. The authors believe that proposed work will provide a new direction to FPGAs design both from floating point and reversible logic scenario.
